

FIG. 1A (Prior Art)




FIG. 1B (Prior Art)





FIG. 2 (Prior Art)


2025-09-09T02:00:00



received signal R1	received signal R2	received signal R3	
at 1T	at 2T	at 3T	at 4T

FIG. 3 (Prior Art)

10020460 042302



4 to 6 times of the length of  
channel memory

FIG. 4 (Prior Art)





FIG. 5 (Prior Art)



first row of RAM
second row of RAM
thrid row of RAM
fourth row of RAM

FIG. 6 (Prior Art)

40020460, 043302




FIG. 7 (Prior Art)




FIG. 8






FIG. 9A




FIG. 9B




FIG. 9C

10020450-042302




FIG. 10




FIG. 11




FIG. 12




FIG. 13




FIG. 14




FIG. 15




FIG. 16






FIG. 17A




FIG. 17B




FIG. 17C




FIG. 17D